Abstract—Owing to its unique, concealment and easy customisation by combining different wrist and hand gestures, High-Density surface electromyogram (HD-sEMG) is recognised as a potential solution to the next generation biometric authentication, which usually adopts a wireless Body Sensor Network (BSN) to acquire the multi-channel HD-sEMG biosignals from distributed electrode arrays. For more accurate and reliable classification, biometric authentication requires the distributed biosignals to be sampled simultaneously and be well-aligned, which means that the sampling jitters among the arrays need to be tiny. To synchronise data sampling clocks of a cluster of BSN nodes for biometric authentication, this paper modifies the Packet-Coupled Oscillators protocol by using a Dynamic controller (D-PkCOs). This protocol only involves one-way single packet exchange, which reduces the communication overhead significantly. For the purpose of maintaining precise sampling of these BSN nodes subject to drifting clock frequency and varying delays, the dynamic controller is designed via the $H_{\infty}$ robust method, and it is proved that all the BSN nodes’ sampling jitters are bounded. The experimental results demonstrate that the D-PkCOs protocol can keep the sampling jitters less than a microsecond in a 10-node IEEE 802.15.4 network. The application of D-PkCOs to the BSN shows that the HD-sEMG signal with a high signal-to-noise ratio is obtained, which leads to better gesture classification performance.

Index Terms—Clock synchronisation, packet-coupled oscillators (PkCOs), $H_{\infty}$ control.

---

I. INTRODUCTION

THANKS to the unique and difficult-to-manipulate attributes of biometric traits [1], they are widely used in many applications (e.g., border control [1], biometric cash machine [2], and smart healthcare [3]) for reliable authentication or identification. Over the last decade, due to the rapid advancements of sensor technology and Artificial Intelligence (AI), traditional biometric authentication, such as fingerprint verification or facial recognition, has become vulnerable. For instance, fingerprints can be acquired through any touched surface or be forged with plastic molds, and facial characteristics are able to be captured via high-resolution photography or be synthesised by AI [4]. Fortunately, utilising electrical biosignals as biometric traits can overcome the drawbacks above, and both electrocardiogram (ECG) and electroencephalogram (EEG) signals have been popular solutions. However, the ECG signal is sensitive to heart rate variations caused by physiological and emotional factors. EEG’s low signal-to-noise ratio (SNR) and complex signal sampling process also limit its application [5]. By contrast, the surface electromyogram (sEMG) biosignal has been well applied in the human-machine interface (e.g., Myo [6], pre-fall detection system [7]), owing to its higher SNR [8] and convenient sEMG data acquisition procedure. Also, the sEMG signal customised by combining different wrist and hand gestures provides a better level of protection. Several recent works (e.g., [1], [5]) demonstrate that the High-Density sEMG (HD-sEMG) signal can be used as a biometric trait, and enhance the reliability of a biometric system.
Typically, multiple (e.g. 4 in [9]) electrode arrays are used to obtain the HD-sEMG signals for authentication. However, the existence of cable connections among these electrode arrays poses challenges for signal recording in dynamic environments. Hence, [10] develops a wireless HD-sEMG detection system, and all the arrays, which constitute a Body Sensor Network (BSN), are communicated wirelessly. To ensure that the distributed HD-sEMG signals are well-aligned for accurate gesture classification, it is essential to let the data sampling progress be synchronous among electrode arrays [10], [11].

In Fig. 1, if no synchronisation technique is utilised, data sampling clocks, which provide the timing signal to the sample/hold function of Analog-to-Digital Converters (ADC) components, will be poorly synchronised. Variations in the sampling time (referred to as the sampling jitters) among the electrode arrays let the sampling instants vary from each other. This transfers the sampling jitters from the clocks to the sampled HD-sEMG signals. The sampling errors caused by the jitters let the (distributed and sampled) biosignals be poor-aligned, which reduces the gesture classification accuracy and authentication system performance. The key enabling technology of synchronisation can achieve such a goal (i.e. synchronising data acquiring clocks in a BSN) [12], and this work modifies the Packet-Coupled Oscillators protocol by using a Dynamic controller (D-PkCOs). We also use the $H_{\infty}$ control solution to guide the parameter selection of the dynamic controller, thereby allowing the sampling jitters of all the data acquiring clocks are bounded. This also represents that the sampling errors are limited. Hence, the wireless electrode arrays can obtain the HD-sEMG biosignals simultaneously, and the high gesture classification accuracy is also guaranteed.

A. Related Work

Due to the characteristics (e.g. reliability, low energy consumption) of single-hop single-cluster topology, it has been a popular solution for a body sensor network. Instead of adopting an external hardware synchronisation unit (e.g. [10]), we utilise a synchronisation protocol for synchronising data acquiring clocks in the BSN. The D-PkCOs algorithm is on the Medium Access Control (MAC) layer; no additional hardware design is required.

Until now, several communities have extensively studied the topic of synchronisation, owing to its significance. In the early works of clock synchronisation, the main focus is on how a wireless network can realise higher synchronisation precision via the packet exchange strategy. One solution is the one (or two)-way sender to receiver algorithm [e.g. Timing-sync Protocol for Sensor Networks (TPSN) [13]]. The other is the receiver to receiver synchronisation protocol, and a famous example is Reference Broadcast Synchronisation (RBS) [14]. However, these protocols transmit numerous packets (e.g. 100 in [15]) during each synchronisation cycle $T$. The frequent Radio Frequency (RF) communication puts a strain on the battery-powered BSN node. The D-PkCOs algorithm only needs to send one packet (i.e. Sync) in $T$, this solution reduces the communication overhead.

Even though the standard deviation of MAC-level timestamp accuracy is around 1 $\mu$s [16], within the progress of sending and receiving a packet, the use of two timestamps for calculating clock offset$^1$ still lets the one-way synchronisation protocol [on the high-frequency (e.g. 32.768 MHz) embedded clock] suffer from the timestamp accuracy. In this work, the adopted D-PkCOs algorithm only requires one timestamp, which is generated on the receiver’s reception of the Sync packet. Sync itself contains the timing information (i.e. clock’s resetting). Therefore, compared to the one-way sender to receiver algorithm, D-PkCOs decreases the impacts from the timestamp uncertainty.

The synchronisation performance not only can be enhanced via the packet exchange strategy, but also be improved by using advanced processing technologies. It is well known that the clock frequency needs to be adjusted to maintain the longer synchronised state; otherwise, the existence of clock skew$^2$ leads to more frequent packet exchange and clock correction action [17], [18]. Thus, recent works adopt multiple solutions (e.g. maximum likelihood estimation [15], [19], linear least squares regression [20]) to estimate a more accurate clock skew for correction. However, these two methods need considerable computational overhead [21], [22], and the required time for calculating the skew estimate (i.e. processing delay) also varies in different (i.e. single-precision, or double-precision) floating-point formats [22]. Moreover, the use of a limited number (e.g. 5 in [15]) of timestamps reduces computing accuracy [20]. Thus, the calculation of linear least squares regression moves to the cluster head with adequate computing resources [20], or is implemented via FPGA [21].

The use of the constant adjustment amount also is an alternative solution for clock frequency correction, while such a strategy (i.e. no varying and low-resolution correction value) limits synchronisation performance [12], [23]. Hence, a Proportional (P) controller [16] is utilised to solve the above issue. In [21], the moving average solution is adopted for clock skew estimation, and a Proportional-Integral (PI) controller is used in [12] for eliminating the impacts of drifting clock skew. Furthermore, the results of [24] and [25] show that applying the PI controller on clock offset adjustment can automatically remove the effects of varying processing delay, however, no skew correction input is employed to the local clock in these two works. Hence, we use a dynamic controller (which is an advanced version of the PI controller and moving average methods) to adjust both the clock offset and skew, thereby extending previous works (i.e. [16], [24], [25]). This recursive controlling strategy possesses the features of compensating for the impacts of drifting clock frequency, and naturally removing the effects of varying processing delay.

In addition, although the works mentioned above consider the consequences of drifting clock frequency, only the theoretical analysis of synchronisation protocols is presented (e.g. [21], [24], [25], [26]). This means that parameters (e.g. of the PI controller and moving average solutions) are determined empirically [12], [21]. In [16], the $H_{\infty}$ method is used to design the P controller parameters in a pairwise network. Nevertheless, this work utilises the $H_{\infty}$ solution for networked

$^1$The offset is referred to as the time difference between two clocks.

$^2$The skew is defined as the normalised difference between two drifting clock frequencies, see (4) of Section 2.
dynamic controller parameters’ selection. From the viewpoint of a body sensor network (i.e., a single-hop single-cluster topology), the ratio between the modulus of the sampling jitters (which indeed are the synchronisation precision) and the magnitude of the noises (consisting of the drifting clock, varying processing delay and timestamp noises) is always less than a given value. Thus, the sampling jitters of all the wireless nodes are bounded, and the sampling errors of sampled HD-sEMG signals are also limited.

Inspired by the success of various types of Neural Networks (NNs) in tackling handwritten digits recognition and image classification problems, recently, NN-based hand gesture classification has attracted growing attention. For example, the Convolutional Neural Network (CNN) has been widely used for hand gesture classification, where the image [27], radar data [28], and HD-sEMG signal [29] are used as input features for training, validation and test. So far, There exists no consensus on the optimal NN architecture [9]. Thus, in this work, we use another technique, namely, Linear Discriminant Analysis (LDA), for studying the application of D-PkCOs in hand gesture classification.

B. Contribution and Paper Organisation

This work uses a D-PkCOs protocol to synchronise data sampling clocks in a body sensor network, thereby realising simultaneous signal recording among distributed electrode arrays. Instead of adopting an external hardware unit to achieve such a goal, the adopted synchronisation algorithm is on the MAC layer, and no additional hardware design is needed. The D-PkCOs protocol only requires one $Sync$ packet during each cycle $T$, which reduces the communication overhead.

To realise precise sampling of all BSN nodes subject to the drifting clock frequency and varying processing delay, we adopt a dynamic controller to correct both the clock offset and skew for reducing the sampling jitters. This solution possesses the benefits of automatically removing the effects of varying processing delay, and estimating a more accurate clock skew for adjustment. In addition, we also use the $H_{\infty}$ control method to design parameters of the D-PkCOs synchronisation protocol. Hence, the ratio between the modulus of the sampling jitters and the magnitude of the noises is always less than a given value. This means that, in the BSN, the drifting clock and varying processing delay possess a tiny impact on the sampling jitters. Thus, the sampling errors of the HD-sEMG biosignals are also limited. The experimental results demonstrate that our D-PkCOs protocol can keep the sampling jitters less than a microsecond in a 10-node IEEE 802.15.4 network. The application of D-PkCOs to the BSN shows that the HD-sEMG signal with a high SNR value is obtained, which leads to a small gesture classification error rate.

The rest of this paper is organised as follows: Section 2 presents the problem formulation and drifting clock model. Then, Section 3 shows the dynamic packet-coupled synchronisation scheme, and the $H_{\infty}$ design for the dynamic controller of D-PkCOs is presented in Section 4. Section 5 demonstrates the simulation and experimental evaluation of the D-PkCOs protocol. The application of the adopted synchronisation algorithm to a HD-sEMG-based authentication system is included in Section 6. Eventually, Section 7 concludes this work.

II. Problem Formulation and Clock Model

This section first relates the synchronised HD-sEMG biosignal acquisition problem to the issue of synchronisation on the sampling clocks, in order to define the task of this work. Next, we derive a drifting clock model for applying a dynamic controller and the $H_{\infty}$ control to reduce the sampling jitters in the later section.

A. Problem Description

In the body sensor network, if no (or poor) synchronisation is applied to the data sampling clocks, all the ADC switches will be opened at different sampling time (see Fig. 1), which means that all the sensor nodes cannot simultaneously acquire the biosignals. Thus, the sampling jitters on the clocks lead to sampling errors (i.e. error voltages), and these error voltages are proportional to the magnitude of the jitters and the signal slew rate, as shown in Fig. 1. Furthermore, the maximum SNR value of the sampled biosignals is determined by the amount of the jitters [30], following

$$\text{SNR} = -20\log(2\pi f_{\text{in}} o) \quad (1)$$

where $f_{\text{in}}$ is the input HD-sEMG signal frequency, and $o$ is the jitter in root mean square (RMS) seconds. From (1), it can be seen that the smaller jitter $o$ results in a better sampled signal with higher SNR. The high-quality sampled HD-sEMG signals can let us obtain the trained classifier with a better gesture identification classification rate.

Thus, this work aims to use the D-PkCOs protocol to synchronise all the local data sampling clocks, and reduce the jitters which are subject to drifting clock frequency and varying delays. Once the sampling jitters is kept as small as possible, according to (1), the BSN can obtain the good-quality HD-sEMG signal with a high SNR value. In the following, we derive an analytical model to describe the jitter $o$ in (1), since it provides a simpler approach when the $H_{\infty}$ control solution is employed to design the dynamic controller parameters, and to make the sampling jitters tiny.

B. Drifting Clock Model

Given a directed single-hop single-cluster BSN described by the digraph $\mathcal{G} = (\mathcal{V}, \mathcal{E}, \mathcal{A})$, where $\mathcal{V} = \{0,1,\ldots,N\}$ denotes a set of nodes, and a set of edges $\mathcal{E}$ induced by the adjacency matrix $\mathcal{A} = [a_{ij}] \in \mathbb{R}^{(N+1) \times (N+1)}$. The wireless network is composed of a root node (i.e. $i = 0$) and a set of leaf nodes represented by $\mathcal{N} = \{i : i \in \mathcal{V}, \text{and } i > 0\}$ (see Fig. 1). The root node is unique, and also is equipped with a Global Positioning System (GPS) clock to provide the reference time to all the leaf nodes. If the $i$-th leaf node can receive the $Sync$ packet from the root node, the weight $a_{i0}$ is one (i.e. $a_{i0} = 1$, and $a_{i0} \neq a_{0i}$); otherwise, it equals zero. In addition, the digraph $\mathcal{G}$ has no self-loop (i.e. $a_{ii} = 0$ for all $i \in \mathcal{V}$), owing to the inherent feature of RF communication. The in-degree of
node $i$ is defined as $deg_i = \sum_{j=0}^{N} a_{ij}$. The Laplacian matrix $L = [l_{ij}] \in \mathbb{R}^{(N+1) \times (N+1)}$ of $G$ is represented by $L = D - A$, where $D = \text{diag}(deg_0, deg_1, ..., deg_N)$ is the diagonal matrix.

Typically, the clock module of a sensor node consists of (i) a hardware oscillator ticking at the nominal frequency $f_0 = 1/\tau_0$, where $\tau_0$ is the nominal clock period, (ii) and a counter register, counting the number of ticks generated by the hardware oscillator. Each time the counter register matches the threshold value $\phi_0$, it is reset to 0, and re-starts counting from zero. The time variable $P_0[n]$ is introduced to model the dynamics of such an ideal hardware oscillator-based embedded clock, following

$$P_0[n] = t[n] - \sum_{h=1}^{k} \phi_0,$$  
(2)

where $t[n] = n\tau_0$ is referred to as the reference time at the $n$-th clock event. In this work, $\phi_0$ equals time synchronisation cycle $T$. Since $\phi_0 \gg \tau_0$, we assume that the clock updates $m_0$ times during a single cycle (i.e. $T = m_0\tau_0$). $k$ is calculated from the floor function of $n/m_0$. That is $k = [n/m_0]$. The ideal clock resets every $m_0$ update cycles, let $n$ represent the clock is reset at $n$-th cycle, where $n = \{m_0, 2m_0, 3m_0, ..., km_0\}$.

In practice, as a result of the manufacturing tolerance and operating temperatures, $P_i[n]$ of the $i$-th regular node cannot be equal to $P_0[n]$. Based on [16], $P_i[n]$ is given by

$$P_i[n] = t[n] + \sum_{h=0}^{n-1} f_i[h] \tau_0 + \phi_i[n] 2\pi f_0 - \sum_{h=1}^{k} \phi_0,$$  
(3)

where $f_i[h] = f_i[n] - f_0$ is the deviation of $f_i[n]$ from $f_0$, whose accumulated impacts over time are phase fluctuations $(\sum_{h=0}^{n-1} f_i[h] / f_0) / f_0$. $\phi_i[n]$ represents all the instantaneous phase fluctuations from $t[0]$ to $t[n]$ [31]. Likewise, $m_i$ denotes the number of times for clock updating during $T$. For the $i$-th clock, it is reset at $n$-th cycle, where $n = \{m_1, 2m_1, 3m_1, ..., km_i\}$.

Let the clock offset $\theta_i[n]$ denote the difference between $P_i[n]$ and $P_0[n]$ (i.e. $\theta_i[n] = P_i[n] - P_0[n]$). The clock skew $\gamma_i[n] = \chi_i[n] / f_0$ is the normalised difference between $f_i[n]$ and $f_0$. For theoretical study, we need to modify the one-step update model (2) to a $m_i$-step update model. Through expanding dimension [25] and assuming the auxiliary variable $m_i = m_0$, the drifting clock (2) at the k-th synchronisation cycle is re-written as

$$\begin{cases}
\theta_i[k+1] = \theta_i[k] + \gamma_i[k]T + \omega_\theta[k], \\
\gamma_i[k+1] = \gamma_i[k] + \omega_\gamma[k],
\end{cases}$$  
(4)

where $\omega_\theta[k]$ and $\omega_\gamma[k]$ are the Gaussian random noise processes, and the corresponding standard deviations are $\sigma_\theta_i$ and $\sigma_\gamma_i$ [31]. By letting $x_i[k] = [\theta_i[k], \gamma_i[k]]^T$ and $\omega_i[k] = [\omega_\theta[k], \omega_\gamma[k]]^T$, the matrix-vector form of (4) is obtained:

$$x_i[k+1] = Ax_i[k] + \omega_i[k],$$  
(5)

where the matrix $A$ is equal to $A = \begin{bmatrix} 1 & T \\ 0 & 1 \end{bmatrix}$. Based on (5), at the $k$-th synchronisation cycle, the jitter of the $i$-th clock [in (1)] is expressed as

$$o_i[k] = C_1 x_i[k]$$  
(6)

where $o_i[k] = \theta_i[k]$ also is known as the controlled output [see (16)]. $C_1 = [1 \quad 0]$.

Through defining $X[k] = [x_1^T[k], x_2^T[k], ..., x_N^T[k]]^T$ and $O[k] = [o_0[k], o_1[k], ..., o_N[k]]^T$, we extend (6) to the following equation

$$O[k] = (I \otimes C_1)X[k]$$  
(7)

where $\otimes$ is the Kronecker product. $I$ is the $(N + 1) \times (N + 1)$ identity matrix. In order to obtain good-quality sampled HD-seEMG signals with high SNR, according to (1), we need to keep $O[k]$ as small as possible. The $H_\infty$ control can be adopted to reduce the jitters $O[k]$ subjected to drifting clock frequency and varying delays. Hence, in Section 4, we use (5) and (7) to construct a closed-loop BSN synchronisation system for $H_\infty$ design, thereby guaranteeing that the sampling jitters are bounded, and also letting the sampling errors be limited.

## III. Dynamic Packet-Coupled Synchronisation Method

In contrast with the existing works, during each synchronisation cycle $T$, the D-PkCOs protocol transmits a single $Sync$ packet at the allocated time slot [25]. Also, only one timestamp is generated, upon the reception of a $Sync$ packet at the receiver. This $Sync$ packet itself contains the timing information; and it implies that counter of the transmitter matches the threshold value. For example, once $P_0[k]$ of the root node reaches $\phi_0$ at $t_k$, a $Sync$ packet is immediately sent to the wireless channel. After the packet exchange delay $\kappa[k]$, the $i$-th node produces a timestamp $\hat{P}_i[k]$ by reading the counter register, when it receives $Sync$. Due to the existence of processing delay $\eta_i[k]$, the correction input (calculated at the time $t_k + \kappa[k]$) is employed to the local clock at $t_k + \kappa[k] + \eta_i[k]$. We also assume that both the packet exchange and processing delays follow the Gaussian distribution.

Once the timestamp $\hat{P}_i[k]$ is obtained, node $i$ computes the offset estimate $\hat{\theta}_i[k]$, in respect of the root node, following

$$\hat{\theta}_i[k] = \begin{cases}
\hat{P}_i[k] - \bar{\kappa} & \text{if } \hat{P}_i[k] - \bar{\kappa} < \frac{\bar{\kappa}[k]}{2} \\
\hat{P}_i[k] - \bar{\kappa} - \varphi_i & \text{if } \hat{P}_i[k] - \bar{\kappa} \geq \frac{\bar{\kappa}[k]}{2},
\end{cases}$$  
(8)

where $\bar{\kappa}$ is the average value of $\kappa[k]$. The D-PkCOs protocol uses the one-way packet exchange strategy for measuring the clock offset. The local timestamp generated on the sensor node contains the packet exchange delay. In the body sensor network, a time slot is allocated to the root node for sending the $Sync$ packet, and there is no need to check whether a wireless channel is busy before the $Sync$ transmission. This means that the $Sync$ packet is directly sent to the channel, and the packet exchange delay $\kappa[k]$ is almost deterministic with little variance [24]. Thus, we can subtract $\bar{\kappa}$ from the timestamp to obtain a more accurate offset estimate.

The clock skew estimate should be calculated from $\hat{\gamma}_i[k] = (\hat{\theta}_i[k] - \hat{\theta}_i[k-1]^+) / T$, where $\hat{\theta}_i[k-1]^+$ is the offset estimate after it is corrected at the $(k-1)$-th synchronisation cycle. In practice, the value of $\hat{\theta}_i[k-1]^+$ is unknown; however, the

---

1Here, we assume that all the $Sync$ packets from the root node can be successfully received by sensor nodes.
offset is close to zero at steady synchronised state. Then, it is reasonable to assume that the clock offset is perfectly adjusted, and \( \hat{\theta}_i[k-1]^+ \) is zero [16]. Hence, the skew estimate \( \hat{\gamma}_i[k] \) can be calculated from the following expression

\[
\hat{\gamma}_i[k] = \frac{\hat{\theta}_i[k]}{T}.
\]

Due to the difficulty of real-time counter register access and real-time computation, there always exists a varying processing delay between the reception of a Sync packet and the employment of clock correction input [24]. The use of a feedforward compensation strategy (e.g. [16], [32]) cannot fully compensate for the effects of this varying delay. Thus, this work utilises a dynamic controller for clock offset correction, yielding

\[
\begin{align*}
 w_{\theta}[k+1] &= K_1^\alpha w_{\theta}[k] + K_2^\alpha \sum_{j=0}^{N} l_{ij} (-\hat{\theta}_j[k]) \\
 \bar{u}_{\theta}[k] &= K_3^\alpha w_{\theta}[k] + K_4^\alpha \sum_{j=0}^{N} l_{ij} (-\hat{\theta}_j[k])
\end{align*}
\]

where \( \bar{u}_{\theta}[k] \) is the clock offset correction input, \( w_{\theta}[k] \) is the offset correction integral controller. \( K_1^\alpha, K_2^\alpha, K_3^\alpha \) and \( K_4^\alpha \) are parameters of the dynamic controller for clock offset correction. Also, it can be seen that the proportional-integral controller [24] is a particular case of the dynamic controller when setting \( K_3^\alpha = 1 \) and \( K_4^\alpha = 1 \).

In order to further improve synchronisation performance (i.e. reducing the sampling jitters), we also adopt the other dynamic controller for estimating a more accurate skew correction input \( \bar{u}_{\gamma}[k] \):

\[
\begin{align*}
 w_{\gamma}[k+1] &= K_1^\gamma w_{\gamma}[k] + K_2^\gamma \sum_{j=0}^{N} l_{ij} (-\hat{\gamma}_j[k]) \\
 \bar{u}_{\gamma}[k] &= K_3^\gamma w_{\gamma}[k] + K_4^\gamma \sum_{j=0}^{N} l_{ij} (-\hat{\gamma}_j[k])
\end{align*}
\]

where \( \bar{u}_{\gamma}[k] \) is the integral controller for skew adjustment. \( K_1^\gamma, K_2^\gamma, K_3^\gamma \) and \( K_4^\gamma \) are parameters of the dynamic controller for clock skew correction. The moving average method in [21] also is a simplified version of the dynamic controller by letting \( K_4^\gamma = 0 \). Since \( w_{\theta}[k] \) and \( w_{\gamma}[k] \) contain the historic (clock offset and skew) information, there is no need to store a number of timestamps. Thus, the dynamic controller reduces computational and memory overheads, compared to maximum likelihood estimation [19] and least squares regression [20].

In consequence of the existence of \( \eta[k] \), the offset correction input \( u_{\theta}[k] \) is applied the local sampling clock at \( t_k + \kappa \hat{\eta}[k] \), and this progress can be described as

\[
\begin{align*}
 \theta_i[k]^+ &= \theta_i[k]^+ + (\bar{u}_{\theta}[k] - (\eta_i[k] + \delta_{\theta_i}[k])) \\
 \gamma_i[k]^+ &= \gamma_i[k]^+ + \bar{u}_{\theta}[k]
\end{align*}
\]

where \( \theta_i[k]^+/\theta_i[k]^+ \) is the clock offset after/before it is corrected at the \( k \)-th synchronisation cycle. \( \gamma_i[k]^+/\gamma_i[k]^+ \) is the clock skew after/before the drifting clock is adjusted. The value \( \delta_{\theta_i}[k] \) is jointly dependent on the skew \( \gamma_i[k] \) and the length of the processing delay \( \eta_i[k] \) [24]. Note that, instead of only using a PI controller for clock offset correction [24] (or adopting moving average for skew adjustment [21]), this work utilises the dynamic controller for correcting both the clock offset and skew.

**IV. Dynamic Controller Optimisation**

To guarantee that the sampling jitters are bounded, we use the \( H_\infty \) control design to choose eight parameters [see (10) and (11)]. This section starts by constructing a dynamic closed-loop synchronisation system. Then, the \( H_\infty \) control method is adopted to select a set of parameters in D-PkCOs, thereby guaranteeing that the ratio between the modulus of the sampling jitters and the magnitude of the noises is always less than a given value. This ensures us that we can sample the HD-seMG signal with a high SNR value.

**A. Feedback Control Synchronisation System**

By defining the measured output \( y_i[k] = [\hat{\theta}_i[k], \hat{\gamma}_i[k]]^T \), the measurement equations (8) and (9) are modified to

\[
y_i[k] = C_2 x_i[k] + \nu_i[k],
\]

where \( \nu_i[k] = [\nu_{\theta_i}[k], \nu_{\gamma_i}[k]]^T \) is the estimate noise. \( \nu_{\theta_i}[k] = (\kappa_i[k] + \delta_{\theta_i}[k] - \bar{\kappa}) \) is the offset estimate noise, and \( \nu_{\gamma_i}[k] = (\kappa_i[k] + \delta_{\gamma_i}[k] - \bar{\kappa})/T \) is the skew estimate noise. \( \delta_{\theta_i}[k] \) is the extra offset value, which is the joint impacts of skew and the length of corresponding delays [24]. \( C_2 \) is the \( 2 \times 2 \) identity matrix.

Likewise, let \( w_i[k] = [w_{\theta_i}[k], w_{\gamma_i}[k]]^T \) and \( u_i[k] = [\bar{u}_{\theta_i}[k], \bar{u}_{\gamma_i}[k]]^T \). (10) and (11) can be re-written as the following form

\[
\begin{align*}
 w_i[k+1] &= K_1^\alpha w_i[k] + K_2^\alpha \sum_{j=0}^{N} l_{ij} (-y_j[k]) \\
 u_i[k] &= K_3 w_i[k] + K_4 \sum_{j=0}^{N} l_{ij} (-y_j[k])
\end{align*}
\]

where the matrices \( K_1, K_2, K_3 \) and \( K_4 \), respectively, equal

\[
\begin{align*}
 K_1 &= \begin{bmatrix} K_1^\alpha & 0 \\ 0 & K_1^\alpha \end{bmatrix}, & K_2 &= \begin{bmatrix} K_2^\alpha & 0 \\ 0 & K_2^\alpha \end{bmatrix}, \\
 K_3 &= \begin{bmatrix} K_3^\alpha & 0 \\ 0 & K_3^\alpha \end{bmatrix}, & K_4 &= \begin{bmatrix} K_4^\alpha & 0 \\ 0 & K_4^\alpha \end{bmatrix}
\end{align*}
\]

Through applying the dynamic correction input \( u_i[k] \) to the drifting clock, (5) is modified to

\[
x_i[k+1] = Ax_i[k] + Bu_i[k] + \omega_i[k],
\]

where \( B \) is a \( 2 \times 2 \) identity matrix.

Eventually, by including (6), the dynamic output feedback control synchronisation system is

\[
\begin{align*}
 x_i[k+1] &= Ax_i[k] + Bu_i[k] + Ed_i[k] \\
 y_i[k] &= C_2 x_i[k] + H d_i[k]
\end{align*}
\]

with the controller (14), where \( o_i[k] = \theta_i[k] \) is the controlled output [also the sampling jitter, as shown in (6)]. \( d_i[k] = [\nu_{\theta_i}[k], \nu_{\gamma_i}[k], \eta_i[k] + \eta_{\gamma_i}[k]]^T \) is the disturbance. The matrices \( E, F \) and \( H \) are, respectively, equal to

\[
E = \begin{bmatrix} 1 & 0 & 0 & 0 & -1 \\ 0 & 1 & 0 & 0 & 0 \end{bmatrix},
\]

\[
F = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 \end{bmatrix}, \quad H = \begin{bmatrix} 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 \end{bmatrix}.
\]

Similar to (7), let \( U[k] = [u_{\theta_0}[k], u_{\gamma_0}[k], ..., u_{\theta_N}[k]]^T, D[k] = [d_{\theta_0}[k], d_{\gamma_0}[k], ..., d_{\gamma_N}[k]]^T, Y[k] = [y_{\theta_0}[k], y_{\gamma_0}[k], ..., y_{\gamma_N}[k]]^T, \)
$W[k] = [w^T_k[k], w^T_1[k], ... , w^T_N[k]]^T$, a networked closed-loop synchronisation system is obtained:

\[
\begin{align*}
\bar{X}[k+1] &= (\mathbb{I} \otimes A)X[k] + (\mathbb{I} \otimes B)U[k] + (\mathbb{I} \otimes E)D[k] \\
\bar{O}[k] &= (\mathbb{I} \otimes C_1)\bar{X}[k] + (\mathbb{I} \otimes F)D[k] \\
\bar{Y}[k] &= (\mathbb{I} \otimes C_2)\bar{X}[k] + (\mathbb{I} \otimes H)D[k] \\
\bar{W}[k+1] &= (\mathbb{I} \otimes K_1)\bar{W}[k] + (\mathbb{I} \otimes K_2)\mathcal{L}(-\bar{Y}[k]) \\
\bar{U}[k] &= (\mathbb{I} \otimes K_3)\bar{W}[k] + (\mathbb{I} \otimes K_4)\mathcal{L}(-\bar{Y}[k])
\end{align*}
\]

(17)

where $\bar{O}[k]$ represents the sampling jitters, as shown in (7). Note that we can easily verify the pairwise system (16) is controllable. The body sensor network used in this work is a single-hop single-cluster topology. This means that all the pairwise systems are parallel and uncoupled. Hence, the networked system (17) also is controllable.

For simplifying analysis of the system (17), by letting $\bar{x}_i[k] = x_i[k] - x_0[k]$, $\bar{u}_i[k] = u_i[k] - u_0[k]$, $\bar{d}_i[k] = d_i[k] - d_0[k]$, $\bar{o}_i[k] = o_i[k] - o_0[k]$, $\bar{y}_i[k] = y_i[k] - y_0[k]$, $\bar{w}_i[k] = w_i[k] - w_0[k]$ [25], a reduced networked system is given:

\[
\begin{align*}
\bar{X}[k+1] &= (\mathbb{I} \otimes A)\bar{X}[k] + (\mathbb{I} \otimes B)\bar{U}[k] + (\mathbb{I} \otimes E)\bar{D}[k] \\
\bar{O}[k] &= (\mathbb{I} \otimes C_1)\bar{X}[k] + (\mathbb{I} \otimes F)\bar{D}[k] \\
\bar{Y}[k] &= (\mathbb{I} \otimes C_2)\bar{X}[k] + (\mathbb{I} \otimes H)\bar{D}[k] \\
\bar{W}[k+1] &= (\mathbb{I} \otimes K_1)\bar{W}[k] + (\mathbb{I} \otimes K_2)\mathcal{L}(-\bar{Y}[k]) \\
\bar{U}[k] &= (\mathbb{I} \otimes K_3)\bar{W}[k] + (\mathbb{I} \otimes K_4)\mathcal{L}(-\bar{Y}[k])
\end{align*}
\]

(18)

where $\bar{X}[k] = [\bar{x}^T_1[k], \bar{x}^T_2[k], ... , \bar{x}^T_N[k]]^T$, $\bar{U}[k] = [\bar{u}^T_1[k], \bar{u}^T_2[k], ... , \bar{u}^T_N[k]]^T$, $\bar{D} = [\bar{d}^T_1[k], \bar{d}^T_2[k], ... , \bar{d}^T_N[k]]^T$, $\bar{Y}[k] = [\bar{o}^T_1[k], \bar{o}^T_2[k], ... , \bar{o}^T_N[k]]^T$, $\bar{W}[k] = [\bar{w}^T_1[k], \bar{w}^T_2[k], ... , \bar{w}^T_N[k]]^T$, $\bar{I}$ is the $N \times N$ identity matrix, and $\mathcal{L}$ is equal to

\[
\begin{bmatrix}
l_{11} - l_{01} & l_{12} - l_{02} & ... & l_{1N} - l_{0N} \\
l_{21} - l_{01} & l_{22} - l_{02} & ... & l_{2N} - l_{0N} \\
... & ... & ... & ... \\
l_{N1} - l_{01} & l_{N2} - l_{02} & ... & l_{NN} - l_{0N}
\end{bmatrix}
\]

The objective of the $H_{\infty}$ control is to guarantee that the drifting clock and varying processing delay affect a tiny impact on the sampling jitters. This means that, through selecting eight parameters of the dynamic controller, the $H_{\infty}$ design is to keep $\|\bar{O}[k]/\bar{D}[k]\|_2$ as small as possible. In the following, a design condition is proposed to guarantee that the system (18) is robust in the presence of the perturbations $\bar{D}[k]$.

**B. Controller Design**

Here, we first define the $H_{\infty}$ performance. The transfer function $G[z]$ of (18) relating $\bar{D}[k]$ to $\bar{O}[k]$ is $G[z] = (\mathbb{I} \otimes C_1)(zI - (\mathbb{I} \otimes A))^{-1}(\mathbb{I} \otimes E) + (\mathbb{I} \otimes F)$. The performance $H_{\infty}$ of (18) is guaranteed, if the infinity norm $\|G[z]\|_\infty$, which is the two-norm ratio between $\bar{O}[k]$ and $\bar{D}[k]$, is less than $\rho$. That is

\[
\|G[z]\|_\infty = \frac{\|\bar{O}[k]\|_2}{\|\bar{D}[k]\|_2} < \rho.
\]

(19)

For theoretical study, and the reduced networked system (18) is modified to the following expression

\[
\begin{bmatrix}
\bar{X}[k+1] \\
\bar{W}[k+1] \\
\bar{O}[k]
\end{bmatrix} = \begin{bmatrix}
\bar{A} + \bar{B}Ck \\
\bar{A} + \bar{B}Ck \end{bmatrix}
\]

(20)

where the matrices $\bar{A}$, $\bar{B}$, $\bar{K}$ and $C$ are respectively, equal to

\[
\bar{A} = \begin{bmatrix}
\bar{I} \otimes A & 0 & 0 \end{bmatrix}, \quad \bar{B} = \begin{bmatrix}
0 & \bar{I} \otimes F & 0 \end{bmatrix}, \quad \bar{K} = \begin{bmatrix}
\bar{I} \otimes K_1 & -(\bar{L} \otimes K_2) \\
\bar{I} \otimes K_3 & -(\bar{L} \otimes K_4)
\end{bmatrix}, \quad C = \begin{bmatrix}
0 & I & 0 \end{bmatrix} \begin{bmatrix}
\bar{I} \otimes C_2 & 0 & \bar{I} \otimes H
\end{bmatrix}.
\]

**Lemma 1** ([16], [33]). Given the square matrices $X$ and $S$, and the matrices $T = T^T$, $A$, $P$, $L$ with the appropriate dimensions, the following two inequalities are equivalent:

\[
T + (LA)^T + (LA)^T < 0
\]

(21)

\[
T + (PA) + (PA)^T < 0
\]

(22)

**Theorem 1.** Consider a directed single-hop single-cluster body sensor network represented by $G$, consisting of an ideal root node’s clock and $N$ leaf node clocks with the drifting frequencies $f_i[k] \in [f_i[k] : f_i[k] \neq f_0$ and $i \in N}$, and a scalar $\rho > 0$. For the known parameters $\zeta$ and $\xi \neq 0$, if there exist the matrices $Q > 0 \in R^{N \times N}$, $G \in R^{N \times 5N}$, $V \in R^{5N \times 4N}$, and $U \in R^{N \times 4N}$ such that

\[
\begin{bmatrix}
\bar{I} & \bar{A} & \bar{B} & \bar{K}
\end{bmatrix}
\]

(23)

where $\bar{G} = -(diag(Q, \rho^2I) + (\zeta HBV C + (\zeta HBV C)^T)^T$, $\bar{A} = GA + BV$, $\bar{B} = G$, $\bar{C} = (B^TBU)^T$, $\bar{U} = -(B^TBU)^T$, $H = I \in R^{5N \times 5N}$, and the gain matrix is obtained from $\bar{K} = \xi U^{-1}V$, then the performance $H_{\infty}$ of $G$ is guaranteed.

**Proof.** Suppose that (23) holds, $\bar{Y} < 0$ indicates that $U$ is a non-singular matrix. Let $U = \xi U$, and compare (21) with (23), we have

\[
\begin{bmatrix}
-\bar{A} & \bar{B} & \bar{C}
\end{bmatrix}
\]

(24)

In Lemma 1, as a result of the equivalence relation between (21) and (22), the following inequality is given:

\[
\begin{bmatrix}
-\bar{A} & \bar{B} & \bar{C}
\end{bmatrix}
\]

(25)
Table I
PARAMETER SETTINGS OF PISync, DCBTS AND TPSN

<table>
<thead>
<tr>
<th></th>
<th>PISync</th>
<th>DCBTS</th>
<th>TPSN</th>
</tr>
</thead>
<tbody>
<tr>
<td>$K_1$</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>$K_2$</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>$K_3$</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>$K_4$</td>
<td>1</td>
<td>0.5</td>
<td>1</td>
</tr>
<tr>
<td>$K_5$</td>
<td>0</td>
<td>0.5</td>
<td>0</td>
</tr>
<tr>
<td>$K_6$</td>
<td>0</td>
<td>0.5</td>
<td>0</td>
</tr>
<tr>
<td>$K_7$</td>
<td>3.05 $\times 10^{-8}$</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

Let $K = U^{-1}V$, (24) is modified to

$$
\begin{bmatrix}
-d_{\text{AG}}(Q, \rho^2 I)
\end{bmatrix}
\begin{bmatrix}
G \mathbf{A} + G \mathbf{B} \mathbf{K} \mathbf{C} & -G - G^T + \text{diag}(Q, I)
\end{bmatrix} < 0.
$$

Based on [34], (25) is the bounded real lemma with the auxiliary variable matrix $G$. Once the matrix inequality (23) is established, the $H_\infty$ performance $\rho$ of the reduced system (20) is guaranteed.

Theorem 1 implies that, under the design condition of the linear matrix inequality (23), the body sensor network $G$ possesses the $H_\infty$ performance. This means that the two-norm ratio between $\mathcal{D}[k]$ and $\mathcal{D}[k]$ is less than $\rho$. In the directed single-hop single-cluster BSN, the perturbations $D[k]$ (from the drifting clock and delays) have a tiny impact on the sampling jitters, and all the BSN nodes’ sampling errors are bounded. Also, based on (1), the body sensor network can sample the HD-sEMG signal with a high SNR value.

V. EVALUATION OF DYNAMIC PACKET-COUPLED OSCILLATORS

In this section, we start with a performance investigation of the D-PkCOs protocol via numerical simulations. Then, D-PkCOs is implemented on a hardware testbed, and is also studied in a 10-node body sensor network. Moreover, several synchronisation protocols (e.g. PISync) are selected for comparison.

A. Simulation Results

We conduct simulations in a directed 10-node BSN. The initial offset $\theta_i[0]$ and $\gamma_i[0]$ are randomly configured following the uniform distribution in the corresponding intervals (400 $\mu$s, 0.8 $\mu$s) and (0 ppm, 50 ppm). Meanwhile, the clock offset and skew are, respectively, subject to random perturbations with the standard deviations $\sigma_{\theta_i} = 1 \mu$s and $\sigma_{\gamma_i} = 1$ ppm. The packet exchange delay’s standard deviation is 4 $\mu$s [24]. The synchronisation cycle is one second. From Theorem 1, the $H_\infty$ performance $\rho = 5.24$, and four matrices $K_1$, $K_2$, $K_3$ and $K_4$ of the dynamic controller are obtained under $\zeta = 0.254, \xi = 0.385$:

$K_1 = \begin{bmatrix}
0.0519 & 0 \\
0 & 0.0519
\end{bmatrix},$

$K_2 = \begin{bmatrix}
-0.0000000000000245 & 0 \\
0 & 0.0000000000000149
\end{bmatrix},$

$K_3 = \begin{bmatrix}
0.0000227 & 0 \\
0 & 0.00000591
\end{bmatrix}, K_4 = \begin{bmatrix}
0.804 & 0 \\
0 & 0.761
\end{bmatrix}.$

Fig. 2 shows the evolution of offset and skew in the simulations. Both D-PkCOs and PISync let the offset and skew approach to zero, and thus the network realises steady synchronised state. The PISync protocol utilises the full offset estimate to adjust the drifting clock (i.e. $K_1 = K_2 = K_3 = 0$, $K_4 = 1$, see Table 1), its convergence speed is faster than that of D-PkCOs (where $K_4 \approx 0.804$).

In PISync, a proportional controller also is used for clock skew correction (where $K_1^* = K_2^* = K_3^* = 0$, as shown in Table 1). Even though the adaptive tuning solution is

\begin{table}[h]
\centering
\begin{tabular}{|c|c|c|c|}
\hline
        & PISync & DCBTS & TPSN \\
\hline
$K_1$  & 0      & 0     & 0    \\
$K_2$  & 0      & 0     & 0    \\
$K_3$  & 0      & 0     & 0    \\
$K_4$  & 1      & 0.5   & 1    \\
$K_5$  & 0      & 0.5   & 0    \\
$K_6$  & 0      & 0.5   & 0    \\
$K_7$  & 3.05 $\times 10^{-8}$ & 0 & 1 \\
\hline
\end{tabular}
\caption{Parameter settings of PISync, DCBTS and TPSN.}
\end{table}
adopted, the little value of $K_r^P$ (in the P controller) still cannot overcome the impacts of the drifting clock frequency (see Fig. 2). The proportional controller is a simplified version of the dynamic controller; by using the dynamic controller’s parameters obtained from Theorem 1, the adjusted skew under D-PkCOs is much smaller at steady state. Moreover, our protocol also adopts the dynamic controller to correct clock offset, while only the P controller is used in PISync for offset adjustment. Thus, with the aid of the proposed Theorem 1, the D-PkCOs algorithm can achieve better performance, compared to the PISync method (see Fig. 2).

From Fig. 3, the behaviour of the steady-state offset is also reflected in the evolution of $\bar{\rho}_k^2$. Even though both D-PkCOs and PISync guarantee that $\bar{\rho}_k^2$ of the BSN is less than $\rho = 5.24$, $\bar{\rho}_k^2$ in D-PkCOs is only around one third of $\bar{\rho}_k^2$ in PISync at steady synchronised state.

### B. Experimental Evaluation

In addition to the simulations, we also study the performance of the D-PkCOs synchronisation protocol in the same 10-node BSN. For the implementation, $P_i[n]$ is represented by a 32-bit counter register of the clock module on the Atmel SAM R21 board [35], which adopts an external 32.768 MHz crystal oscillator as the clock source. The threshold register is 32767999 to let the clock reset each second. Once the counter value matches threshold, the processor triggers a hardware interrupt, where counter is reset to zero, meanwhile, a $\text{Sync}$ packet is transmitted for synchronisation purposes. On the reception of the $\text{Sync}$ packet, the other hardware (address match) interrupt is issued to generate a local timestamp, which is utilised for offset estimation and clock correction. Note that, due to the difficulty of adjusting clock frequency in an embedded system, the threshold correction method is considered as a substitute solution [16].

During the experiments, the GPS disciplined clock [36] is connected to the root node ($i = 0$), for providing the reference time to the wireless network. The synchronisation cycle $T$ is one second. The mean value of the packet exchange delay is about 514.25 $\mu$s, its standard deviation is of 0.3 $\mu$s. The dynamic controller gain is set to the same parameters used in the simulations. The logic analyser [37] is used to evaluate performance, and the precision is defined as the time difference between the $i$-th leaf node clock and root node’s clock. We select three protocols (i.e. PISync, DCBTS and TPSN) for comparison, and their configurations are presented in Table 1.

Both PISync and TPSN adopt the proportional controller structure for offset and skew correction, the use of the adaptive

<table>
<thead>
<tr>
<th>TABLE II</th>
<th>Synchronisation Performance of Four Algorithms</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>D-PkCOs</td>
</tr>
<tr>
<td>Mean ($\mu$s)</td>
<td>0.117</td>
</tr>
<tr>
<td>Std dev ($\mu$s)</td>
<td>0.277</td>
</tr>
</tbody>
</table>

Fig. 4. Evolution of the synchronisation precision via four protocols.

Fig. 5. Original sEMG signal, and sampling error in the D-PkCOs and DCBTS synchronisation protocols.

Fig. 6. SNR and maximum classification error rate under four protocols.

\[ r_k^2 \text{ represents the value of } \frac{\| \delta \|_2}{\| D \|_2} \text{ at the } k\text{-th synchronisation cycle} \text{ [see (19)].} \]
$K^*_T$ tuning solution in PI-Sync can let the network achieve better synchronisation precision (i.e. the sampling jitters) of around 13 $\mu s$ (see Fig. 4). Even though DCBTS utilises the moving average method (with the same parameter settings in [21]) for clock skew correction, only the performance of about 110 $\mu s$ is obtained in the network, which is worse than the reported performance in [21]. This may be due to the inappropriate parameter selection, and more careful parameter configuration is needed for different hardware platforms. From Fig. 4, by using the control gain obtained from Theorem 1, the D-PkCOs protocol can realise clock synchronisation with the precision of around 1 $\mu s$ in the body sensor network, which is better than the performance of PI-Sync (around 13 $\mu s$), DCBTS (about 110 $\mu s$) and TPSN (approximately 210 $\mu s$). In addition, the average values and standard deviations of synchronisation precision (which also is the sampling jitter) in the 10-node BSN are summarised in Table 2. In addition, we find that the processing delay is not a perfect Gaussian noise. Thus, more investigations are needed in the future to have a better understanding of how the performance is affected by the non-Gaussian noise.

VI. APPLICATION OF D-PkCOs IN THE HD-sEMG AUTHENTICATION SYSTEM

In this section, we use the Hyser dataset [9] to study the effectiveness of D-PkCOs in the HD-sEMG-based authentication system (through the hand gesture classification). Four electrode arrays are connected via cables, and are also placed on the forearm’s extensor and flexor muscles for collecting the Hyser data, where twenty volunteers (i.e. subjects) participate and perform 34 commonly used hand gestures. This dataset is acquired at the sampling rate of 2048 Hz. The single-hop single-cluster topology is widely used in the BSN; then, we assume that these four electrode arrays construct a wireless network by using this topology (i.e. a single-cluster BSN consisting of one root node and four leaf nodes, see Fig. 1). During the simulations, we resample the Hyser data at 10240 Hz; in the meantime, the sampling jitters, which are randomly generated according to the mean values and standard deviations of four protocols (see Table 2), are introduced.

Fig. 5 presents the original sEMG signal (from Subject 5) in the one-second sampling duration. The biosignal voltage is between around $-300 \mu V$ and $+300 \mu V$. The evolution of the sampling error in different protocols is also shown in Fig. 5. Clearly, the synchronisation performance has a significant effect on the sampled signal quality. The D-PkCOs algorithm guarantees that the sampling error is less than 0.5 $\mu V$. However, by using the DCBTS synchronisation protocol, the sampling error is about 30 $\mu V$. Thus, our D-PkCOs synchronisation protocol can let the body sensor network acquire a high-quality signal (with a small sampling error). This also is reflected in the sampled HD-sEMG signal’s SNR values (see Fig. 6). For example, the signal’s SNR value is around 60 dB under the D-PkCOs protocol; however, through utilising TPSN, the HD-sEMG biosignal with SNR of about 10 dB is acquired.

We use the LDA-based method to classify and recognise 34 hand gestures, and the maximum classification error rate is shown in Fig. 6. Overall, the classification performance under D-PkCOs is slightly better than that of using the other three protocols. However, when it comes to Subject 5, our D-PkCOs protocol can let the authentication system obtain a smaller maximum classification error of 8.205%, compared to 11.282% via DCBTS.

VII. CONCLUSION

In this work, we adopt a D-PkCOs protocol to synchronise data sampling clocks in a body sensor network, thereby realising simultaneous biosignal acquiring among distributed electrode arrays for biometric authentication. The D-PkCOs protocol only requires one $Sync$ packet during each synchronisation cycle, which reduces the communication overhead. To realise precise sampling of all BSN nodes subject to drifting clock frequency and varying processing delay, we adopt a dynamic controller to adjust both the clock offset and skew for reducing the sampling jitters. This solution possesses the benefits of automatically removing the effects of varying processing delay, and estimating a more accurate clock skew for adjustment. In addition, we also use the $H_\infty$ control method to design parameters of the D-PkCOs synchronisation protocol. Thus, in the BSN, the drifting clock and varying processing delay possess a tiny impact on the sampling jitters, and all the nodes’ sampling errors are bounded. The experimental results demonstrate that our D-PkCOs protocol can keep the sampling jitters less than 1 $\mu s$ in a 10-node IEEE 802.15.4 network. The application of D-PkCOs to the BSN shows that the HD-sEMG signal with a high SNR value is obtained, which leads to better gesture classification performance.

REFERENCES


Xuewu Dai received B.Eng. in electronic engineering and M.Sc. in computer science from Southwest University, China, in 1999 and 2003, respectively, and Ph.D. from the University of Manchester, Manchester, U.K., in 2008. His research interests include robust state estimation, networked control and synchronisation of multi-agent systems, networked control and scheduling co-design, and their applications to packet-exchange time synchronisation, time-sensitive Industrial Internet of Things and intelligent transport-energy systems.

He is with the Faculty of Engineering and Environment, Northumbria University, Newcastle upon Tyne, U.K. and also an adjunct professor at Northeastern University, China.

Dr Dai serves as associated editor or guest editor for several journals.

Zhiwei Gao received the B.Eng. degree in electrical engineering and automation and the M.Eng. and Ph.D. degrees in systems engineering from Tianjin University, Tianjin, China, in 1987, 1993, and 1996, respectively. His research interests include stochastic control systems, data-driven modelling, estimation and filtering, fault diagnosis, resilient control, intelligent optimisation, power electronics, wind energy systems, electric vehicle batteries, and bioinformatics.

He is currently with the Faculty of Engineering and Environment, Northumbria University, Newcastle upon Tyne, U.K., as a Reader.

Dr Gao serves several leading international journals as academic editors, and organised more than ten special issues in the premier international journals.